



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

-----000:0:000-----

Application of :  
Hirofumi HARADA :  
Serial No. 09/872,798 : Group Art Unit: 2814  
Filed: June 1, 2001 : Examiner: Thao X. Le  
For: VERTICAL MOS TRANSISTOR :  
AND A METHOD OF :  
MANUFACTURING THE SAME : Docket No. S004-4310

-----000:0:000-----

COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, DC 20231

RESPONSE

S I R:

In response to the Office Action dated April 22, 2002, applicant amends his application as follows:

IN THE SPECIFICATION:

Please replace the paragraph beginning at page 1, line 6, with the following rewritten paragraph:

--Fig. 2 illustrates a schematic sectional view of a conventional vertical MOS transistor having a trench structure. A semiconductor substrate is prepared in which a lightly doped layer 2 of a first conductive (or conductivity) type is epitaxially grown on a heavily doped substrate 1 of

10/10/2002 CWILLS 00000006 010268 09872798  
01 FC:103 126.00 CH

RECEIVED  
OCT 1 2002  
TECHNICAL SERVICES